As the CMOS device dimensions shrink to nanometer scale, the time-dependent V TH variability (heteroskedasticity) becomes evident due to the reduced number of stochastically behaving traps in the gate oxide. Consequently, the bias temperature instability (BTI) lifetime of nanometer-sized devices can only be correctly described in the form of time-(or workload-) dependent distributions. This paper discusses a streamlined procedure to obtain BTI lifetime projections for nanometer-scaled devices from the combination of measurements of a small sample set of nanoscaled devices and several large area test devices.
Toward a streamlined projection of small device bias temperature instability lifetime distributions As the CMOS device dimensions shrink to nanometer scale, the time-dependent V TH variability (heteroskedasticity) becomes evident due to the reduced number of stochastically behaving traps in the gate oxide. Consequently, the bias temperature instability (BTI) lifetime of nanometer-sized devices can only be correctly described in the form of time-(or workload-) dependent distributions. This paper discusses a streamlined procedure to obtain BTI lifetime projections for nanometer-scaled devices from the combination of measurements of a small sample set of nanoscaled devices and several large area test devices. 
I. INTRODUCTION
With the continuous downscaling of CMOS device dimensions, (1) the amount of gate oxide defects in each device decreases to a numerable level.
1-3 while their relative impact on the device characteristics increases. [4] [5] [6] (2) The properties of each defect, such as its capture and emission times and its impact, have been shown to be voltage and/or temperature dependent and widely distributed by means of experiments 4, [7] [8] [9] [10] and corroborated atomistic simulations.
11,12 ( 3) The occupation kinetics of each defect appears to involve metastable states and is known to be stochastic. [13] [14] [15] All of these result in each of the nominally identical nanometer-scaled devices behaving very differently during operation, leading to increasing time-dependent variability (heteroskedasticity) of device parameters, such as the threshold voltage V TH . Consequently, the bias temperature instability (BTI) lifetime of nanometer-sized devices cannot be predicted individually and can be only described in terms of time-(or workload-) dependent distributions.
It is, however, practically impossible to study the abovelisted contributions or even to merely measure a sufficiently large number of devices of each new device variation and/or process split. Here we therefore discuss a possible path for obtaining the small device lifetime projections from the combination of measurements of a reasonably small sample set of nanoscaled devices and a few large area devices typically fabricated for test purposes on the same chip. We identify the sources of discrepancies in this approach.
II. EXPERIMENT
0.8-nm-SiO 2 /1.8-nm-HfSiO pFETs with metallurgic length L eff $ 45 nm and width W ¼ 90 nm were used to study the negative BTI (NBTI) reliability of deeply scaled devices.
) fabricated on the same wafer for test purposes were also measured under identical experimental conditions. The properties of individual defects in nanoscaled devices, which ultimately control the time-dependent variability of a technology, were studied by means of NBTI measurement. After a defect charging phase at stress gate voltage V STRESS (i.e., a NBTI stress), the source current relaxation transients (DI S ) were recorded at sense gate voltage V SENSE equal to the threshold voltage of each fresh device V TH,0 . The recorded DI S transients were converted to DV TH using the initial I S -V G curve of the fresh device as a reference. The I S -V G curves after the stress period were also recorded in order to ensure that the transcharacteristics were not distorted and, therefore, the I s -DV TH transformation was accurate. 16 In order to get an insight into the thermal activation of the process, the experiment was repeated at different temperatures. Figure 1 shows the relaxation traces after a gate voltage stress of 1.5 V for 182 s at 25 C obtained from 30 nanoscaled devices, each trace revealing the combined response of multiple defects in a device perturbed by the accelerated test. The total jDV TH j (DV TH at given t RELAX ¼ 1 ms) strongly varies from device to device as a result of the combination of different number of well-defined DV TH drops with different magnitudes. Nevertheless, the average relaxation hjDV TH ji resembles the curve taken on a large area device indicating that identically behaving traps are responsible for BTI in small and large area devices.
III. RESULTS AND DISCUSSION
The well-defined DV TH drops, single DV TH , observed in each nanometer-scaled device are due to individual discharge events of trapped holes during the stress phase. The number of single DV TH among traces follows a Poisson distribution (not shown). 10 to the first approximation described by an exponential distribution (see Fig. 2 ) with average single DV TH value g equal to À3.4 mV. This g value is about approximately two times larger than that expected from the charge sheet approximation g 0 ¼ q/C ox . Note in Fig. 2 that extreme individual events cause drops as large as $À10 mV. Considering that the typical DV TH BTI failure criteria for process qualification range between À30 and À50 mV, the combination of just a few extreme single DV TH s may lead to a nominal failure. These giant V TH shifts caused by single charged defects are explained by the nonuniform potential at the Si/SiO 2 interface caused by the random distributions of dopants in the channel and charged traps in the dielectric. The potential fluctuations produce variations of the inversion charge density and, consequently, preferential conduction paths from the source to the drain. The charging and discharging of single oxide traps over critical positions of the conduction paths then produces significant fluctuations of the drain current and, therefore, critical single V TH shifts. [1] [2] [3] As we have shown previously, 5 the total jDV TH j distribution can be analytically described considering the convolution of single DV TH exponentially distributed weighted by a Poisson distribution of the number of active traps N T .
5,17 The resulting cumulative distribution, H NT,g , in the following, plotted in Fig. 3 , can properly describe the experimental data and it is defined by means of only two parameters: the average total jDV TH j, hjDV TH ji, and the average impact on the V TH value per trap, g. These two magnitudes are correlated through the average number of active traps, N T , according to the following relation hDV TH i ¼ g Â N T .
5
Figure 3 also shows a shift of the total jDV TH j distributions toward larger values with increasing temperature. Since the single charge DV TH s are not thermally activated (cf. Fig.  2 ), the increase of the total jDV TH j is attributable to an escalated N T with temperature. Figure 4 displays the hjDV TH ji obtained from nanoscaled and large area pFETs at different temperatures and for different stress times in an Arrhenius plot. The data can be fitted with Arrhenius laws of activation energy E ACT $ 118 mV for both device sizes, pointing out again that identical states are responsible of the BTI degradation in small and large area devices. However, $5 Â larger degradation is observed in nanometer-sized devices after the same stress. Since the average total jDV TH j, hjDV TH ji, is the product of the number of active traps N T and their average impact on V TH , g, 5 the ratio of degradation for nanometerscaled devices and large devices is given by Steps due to single-carrier discharge events are evident for the nanometer-scaled devices. The large dispersion is due to the stochastic distributions of N T and the impact of each trap. Nevertheless, the average relaxation resembles the curve taken on a large area device, indicating that identically behaving traps are responsible of BTI on small and large area FETs.
g 0 being q/C ox . Therefore, the 5Â increase is due to (1) the larger impact per charged trap (g/g 0 $ 2) caused by channel percolation effects in small devices and (2) the higher trap density in smaller devices likely due to edge-related processing effects. 18, 19 In order to asses the spatial position of the traps for this particular technology, short (L $ 45 nm) but wide (W ¼ 1 lm) devices were also tested under the same stress conditions. For these device dimensions, the effect of individual defects starts being perceptible and, the total jDV TH j becomes distributed. Nevertheless, the average total jDV TH j recovery traces resemble the ones obtained in the large and small area devices. As shown in Fig. 5 , a slightly larger degradation is observed for the intermediate area devices, and only when the width dimensions are reduced to the nanometer scale, the total jDV TH j notably increases. This fact indicates that a larger trap density is placed close to shallow trench isolation (STI) likely due to edge/stress effects for this particular technology. In order to assess the trap density close to the STI region, a complete evaluation of the doping profile and the gate oxide thickness as a function of the device dimensions is necessary.
Considering these findings, the V TH degradation for nanometer-scaled and large area devices can be described by a simple power-law model for the stress time and voltage which is thermally activated 20 hDV
where the activation energy E ACT and the power factors c and n are common for nanometer-scaled and large area devices. However, the prefactor A depends on the device area and, therefore, has to be correctly scaled. In the case of the studied technology, the scaling factor between nanometerscaled and large area devices ðhDV TH;small i=hDV TH;large i ¼ A small =A large Þ was found to be 5. Consequently, the BTI lifetime distributions of nanometer-scaled devices can be predicted by combining (1) the power factors c and n, the activation energy E ACT , and the prefactor A large obtained from DV TH measured on large devices at different stress conditions and (2) the g value and the prefactor A small determined from a reduced sample size of nanometerscaled devices of the technology under study at only one stress condition. When Eq. (2) is used in the analytical model for the distribution of total jDV TH j, 5,10 the distribution H NT,g becomes dependent on the overdrive voltage, the stress time, and the temperature, H NT(VG-VT,tstress, T)),g , allowing scale to lower overdrives and long times. Following this procedure, the prediction of the fraction of working devices (jDV TH j < 30 mV) after 10 yr of operation is obtained as a function of the overdrive voltage (V G À V TH ) for different temperatures, as shown in Fig. 6 . As in the case of the large area devices, a reduction of the operating gate overdrive voltage is observed with increasing temperature. However, no significant increase of the fraction of working devices is obtained at low overdrives with decreasing temperature since the impact on V TH per single trap is temperature independent (cf. Fig. 2 ).
IV. CONCLUSIONS
Based on a detailed understanding of the behavior and the statistics of individual defects as a function of stress conditions and temperature, we have concluded that identically behaving traps are responsible of the BTI degradation on small and large area devices. From the data measured on large area devices, the evolution of the average BTI can be extrapolated. The shape of the BTI lifetime distribution only can then be estimated from the measurement of the g value on reduced sample size of nanometer-scaled devices of the technology under study.
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